The effect of mechanical strain on the performance of a-Si:H thin-film transistors ͑TFTs͒ with different channel lengths was studied under uniaxial compressive and tensile strain applied parallel to the TFT source-drain current path. The source-drain parasitic resistance and channel sheet conductance were extracted to explain the device performance under mechanical strain. These results indicate that the compressive bending leads to a significant decrease ͑ϳ16%͒ in the source-drain parasitic resistance. The channel sheet conductance has shown a 6% variation under mechanical bending. The variation under mechanical bending strain originates from the evolution of defect state density in a-Si:H channel material. Amorphous silicon thin-film transistors ͑a-Si:H TFTs͒ have been widely used as switching devices in active matrix liquid crystal displays ͑AMLCDs͒. Electronic paper, smart labels, displays for vehicles, and portable electronic devices are fields of rapidly growing interest.
Amorphous silicon thin-film transistors ͑a-Si:H TFTs͒ have been widely used as switching devices in active matrix liquid crystal displays ͑AMLCDs͒. Electronic paper, smart labels, displays for vehicles, and portable electronic devices are fields of rapidly growing interest. 1 For these applications, the glass substrate must be replaced with flexible and lightweight substrate. 2 Many organic polymer substrates are inexpensive and transparent in the visible part of the visible light spectrum. However, a new group of substrate characteristics becomes important in TFT fabrication. These requirements for suitable flexible substrates include chemical stability, high softening, high glass transition temperature, low coefficient of thermal expansion ͑comparable to that of the materials used in TFTs͒, negligible shrinkage during fabrication, low water and oxygen permeability, and small surface roughness. There have been many efforts toward the development of plastic substrates process in the last years. In additional to plastic substrates, stainless steel foils are also candidates for the flexible display panel application [3] [4] [5] [6] if one seeks to use the full temperature range of TFT fabrication process without much change to conventional manufacturing. 7 Furthermore, for flexible display application, display panels are required to sustain a certain degree of bending. Bending would induce strain in the electronic circuits and might affect TFT device characteristics. According to previous studies, [8] [9] [10] the change in the resistance ͑conduc-tance͒ of a-Si:H was found as a function of strain. However, the lack of long-range order should attenuate any piezoresistive effect. As a result, the transport mechanisms specific to a-Si:H would not apply to single-crystal silicon. [11] [12] [13] Won et al. 14 reported that both the threshold voltage ͑V th ͒ and the mobility increase under tensile stress, while V th increases and mobility decreases under compressive stress. Gleskova also concluded that the decrease in the mobility under compressive strain is caused by the broadening of the band tail states near both the valence and conduction band of the a-Si:H channel material. 15 The effect of the source-drain parasitic resistance, and channel sheet conductance under mechanical bending strain, however, has not been reported yet. In this study, a-Si:H TFTs fabricated on stainless steel foil substrates are used to investigate the effect of sourcedrain parasitic resistance ͑R parasitic ͒, and channel sheet conductance ͑S c ͒ under mechanical bending strain.
Experimental
Inverted-staggered a-Si:H TFTs with back-channel-etched ͑BCE͒ structure were fabricated on a 50 m thick stainless steel foil substrate at the maximum process temperature of 190°C. The device fabrication process was as follows. Type-304 stainless steel foils were manually polished using the chemical-mechanical polishing processes based on quartz particle suspension pastes, and then cut to wafer-size substrates with 100 mm diameter. The manual polishing step was developed and used in order to reduce the surface roughness of the as-received foils. After polishing, a 10 nm thick planarization layer was coated on the foil surface to further reduce the surface roughness, which increased the device yield. After a 200 nm thick Cr gate electrode was deposited and patterned on the metal foil substrate, a 300 nm thick silicon-nitride ͑SiN x ͒, a 200 nm thick a-Si:H active layer, and 50 nm thick n + -a-Si:H layer were subsequently deposited by plasma-enhanced chemical vapor deposition ͑PECVD͒ method. The n + -a-Si:H layer in the TFT channel region was etched using the source-drain pattern electrodes as the mask. 6 at V DS = 10 V. The leakage current through the gate insulator was less than 10 −13 A. The a-Si:H TFTs were mechanically strained by either bending strain at the radius of 10 mm. Inward cylindrical bending produces compressive strain, by definition negative radius R n , and outward bending produces tensile strain, by definition positive radius R p , as shown in Fig. 1a . The strain in the top surface is estimated at about ±0.0026 according to the previous study. 14, 15 The mechanical bending applied perpendicularly to the source-drain current path resulted in a small change of TFTs' electrical characteristic. Therefore, the bending direction reported in this study is parallel to the sourcedrain current path, as shown by the heavy arrows of Fig. 1b . We subjected the TFTs to outward ͑tensile͒ and inward ͑compressive͒ cylindrical bending, and studied the TFT performance under strain as a function of the channel length. Figure 2 shows the field-effect mobility of TFTs extracted from the transfer characteristic at V D = 0.1 V under the mechanical bending as a function of channel length. With the increase of the channel length, the mechanical bending has a larger effect on the TFT mobility. The mobility slightly increases under tensile strain, and decreases under compressive strain. According to previous reports, 14, 15 in a-Si:H material the bond length and bond angle disorders affect the band tail density of states distributions. It is found that in a-Si:H both the width of the conduction band tail states and the optical gap are controlled by the amount of disorder, either structural or mechanical. Compressive strain increases the disorder and tensile strain decreases the disorder. 14, 16 Therefore, the field-effect mobility * Electrochemical Society Active Member.
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decreases if the number of the conduction band tail states increases.
The electron mobility increases with the decrease in the conduction band tail state.
Because the a-Si:H TFT is a multilayer device comprised of several film layers, it is difficult to clearly define by mathematical equation the effect of strain in each layer. In a-Si:H material, the free electron mobility, dominated by scattering effect with silicon atoms, is never achieved. Instead, an effective mobility controlled by trapping in the conduction band tail states is measured. [17] [18] [19] [20] As a result, the channel sheet conductance is affected by strain. However, the source-drain parasitic resistance is also most likely affected by the strain effect. The electrical performance of a-Si:H TFT strongly affected by the R parasitic at short channel lengths. 21 Therefore, the mechanical bending should influence both the R parasitic and S c . In order to analyze the effect of strain on R parasitic and S c , the I D -V D characteristics of a-Si:H TFTs under different strains were measured, as shown in Fig. 3 , exhibiting similar strain-dependent fieldeffect mobility. The R parasitic of the source-drain regions was extracted from the I D -V D curves. The source-drain parasitic resistance by transmission line method ͑TLM͒ can be effectively extracted and investigated under different mechanical strains. 18 For a constant ratio of W/L, the effect of R parasitic can be clearly observed in the output characteristics of a-Si:H TFTs. The large parasitic resistance would lead to current crowding effect in the device electrical performance. 4, 22 Under the small drain voltages and high gate voltages operation, it is assumed that the on resistance, R on , is consisted of channel resistance R ch and parasitic resistance R parasitic . The contact resistance is estimated using the following equations
where C i is the gate nitride capacitance per unit area and W, L, and V t are the intrinsic device channel width, length, and the threshold voltage, respectively. Figure 4 illustrates the typical plot of R on W vs L. The intercept with R on W in Fig. 4 stands for R parasitic of TFT devices. 21 The extracted R parasitic of a-Si:H TFTs under inward bending is larger than that of TFTs subjected to outward bending or without bending strain. R parasitic under different bending strains is listed in Table I . The R on increased with the increase of device channel length, and the mobility also showed the same behavior with the increase of device channel length. In a-Si:H device with short channel length, the electrical characteristics are dominated by the R parasitic . The large difference in mobility between the flat and inward bending strain was due to the larger shift of the R parasitic , about a 16% decrease under compressive 
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Electrochemical and Solid-State Letters, 10 ͑3͒ J49-J51 ͑2007͒ J50 bending. Also, the lower mobility difference observed in the outward bending case was related to the less variation of R parasitic in the small device length, because the R parasitic is the sum of the source ͑or drain͒ contact resistance and the bulk resistance associated with the access region between the contact and the conduction channel. The decrease of R parasitic under the compressive strain is related to current flow through the source-drain a-Si:H material with the broadening of band tail state. The R parasitic extracted from the five devices with different lengths is a statistical result for reference. The variation in S c due to the bending is extracted from the slope of R on W vs L plot at V G = 15 V ͑Fig. 4͒, and the values are listed in Table II . The channel sheet conductance S c exhibited more symmetric behavior, about a ±10% variation under the tensile or compressive bending. The increase of S c under tensile bending originates from the band tail state narrow in a-Si:H channel material. Similarly, the S c extracted from the five devices with different lengths is also a statistical result. As the channel length increases, the ratio of R parasitic /R on decreases. The channel characteristic was, therefore, predominantly the device electrical performance in the devices with large channel length. The mobility in outward bending case has shown a gradual increase with increase of channel length, because the S c under outward bending is increased, compared with the flat case. Similarly, the mobility in flat case has shown a gradual increase with increase of channel length, because the S c under flat bending is increased, compared with the inward case. The change in the R parasitic under inward bending is larger than that under outward bending and mimics the changes in the field-effect mobility whose strain would be due to the nonlinear relation between the strain and the bulk resistance associated with the access region between the contact and the conduction channel.
Conclusions
The source-drain parasitic resistance and channel sheet conductance of a-Si:H TFT under mechanical strain have been studied to explain the increase in mobility under the tensile strain, and decrease under the compressive strain. The change in the mobility under the mechanical bending is correlated with the variation of the source-drain parasitic resistance and channel sheet conductance. R parasitic changes more under the compressive bending than it does under the tensile bending. While bending the TFTs inward or outward has an opposite effect on the channel sheet conductance, the percentile change is the same in both cases. Based on the experiment results, the changes of mobility could be diminished by the design of TFTs channel length and direction. The bending direction should be perpendicular to the source-drain current path, and the channel length of TFTs should be less than 5 m for the circuit application. 
